

VLSI Physical Design: From Graph Partitioning to Timing Closure

Second Edition

Chapter 7 – Specialized Routing



Chapter 7 – Specialized Routing

- 7.1 Introduction to Area Routing
- 7.2 Net Ordering in Area Routing
- 7.3 Non-Manhattan Routing
 - 7.3.1 Octilinear Steiner Trees
 - 7.3.2 Octilinear Maze Search
- 7.4 Basic Concepts in Clock Networks7.4.1 Terminology
 - 7.4.2 Problem Formulations for Clock-Tree Routing
- 7.5 Modern Clock Tree Synthesis
 - 7.5.1 Constructing Trees with Zero Global Skew
 - 7.5.2 Clock Tree Buffering in the Presence of Variation

Specialized Routing





- Area routing directly constructs metal routes for signal connections (no global and detailed routing, Secs. 7.1-7.2)
- Non-Manhattan routing is presented in Sec. 7.3
- Clock signals and other nets that require special treatment are discussed in Secs. 7.4-7.5

- The goal of area routing is to route all nets in the design
 - without global routing
 - within the given layout space
 - while meeting all geometric and electrical design rules
- Area routing performs the following optimizations
 - minimizing the total routed length and number of vias of all nets
 - minimizing the total area of wiring and the number of routing layers
 - minimizing the circuit delay and ensuring an even wire density
 - avoiding harmful capacitive coupling between neighboring routes
- Subject to
 - technology constraints (number of routing layers, minimal wire width, etc.)
 - electrical constraints (signal integrity, coupling, etc.)
 - geometry constraints (preferred routing directions, wire pitch, etc.)

Minimal wirelength:



Alternative routing path:





Distance metric between two points $P_1(x_1,y_1)$ and $P_2(x_2,y_2)$

Euclidean distance

$$d_E(P_1, P_2) = \sqrt{(x_2 - x_1)^2 + (y_2 - y_1)^2} = \sqrt{(\Delta x)^2 + (\Delta y)^2}$$

Manhattan distance

$$d_M(P_1, P_2) = |x_2 - x_1| + |y_2 - y_1| = |\Delta x| + |\Delta y|$$



• Multiple Manhattan shortest paths between two points



• Multiple Manhattan shortest paths between two points



With no obstacles, the number of Manhattan shortest paths in an $\Delta x \times \Delta y$ region is

$$m = \begin{pmatrix} \Delta x + \Delta y \\ \Delta x \end{pmatrix} = \begin{pmatrix} \Delta x + \Delta y \\ \Delta y \end{pmatrix} = \frac{(\Delta x + \Delta y)!}{\Delta x! \Delta y!}$$

• Two pairs of points may admit non-intersecting Manhattan shortest paths, while their Euclidean shortest paths intersect (but not vice versa).



• If all pairs of Manhattan shortest paths between two pairs of points intersect, then so do Euclidean shortest paths.



• The Manhattan distance $d_{\rm M}$ is (slightly) larger than the Euclidean distance $d_{\rm E}$:

$$\frac{d_{\rm M}}{d_{\rm E}} = \begin{cases} 1.41 & \text{worst case: a square where } \Delta x = \Delta y \\ 1.27 & \text{on average, without obstacles} \\ 1.15 & \text{on average, with obstacles} \end{cases}$$

7.1 Introduction to Area Routing

7.2 Net Ordering in Area Routing

- 7.3 Non-Manhattan Routing7.3.1 Octilinear Steiner Trees7.3.2 Octilinear Maze Search
- 7.4 Basic Concepts in Clock Networks7.4.1 Terminology7.4.2 Problem Formulations for Clock-Tree Routing
- 7.5 Modern Clock Tree Synthesis
 - 7.5.1 Constructing Trees with Zero Global Skew
 - 7.5.2 Clock Tree Buffering in the Presence of Variation

Effect of net ordering on routability



Optimal routing of net A



Optimal routing of net **B**



Nets *A* and *B* can be routed only with detours

Effect of net ordering on total wirelength



Routing net **A** first



Routing net *B* first

VLSI Physical Design: From Graph Partitioning to Timing Closure

- For *n* nets, there are *n*! possible net orderings
- \Rightarrow Constructive heuristics are used

Rule 1: For two nets *i* and *j*, if aspect ratio (*i*) > aspect ratio (*j*), then *i* is routed before *j*





Net *A* has a higher aspect ratio of its bounding box; routing *A* first results in shorter total wirlength Routing net *B* first results in longer total wirelength

• **Rule 2:** For two nets *i* and *j*, if the pins of *i* are contained within *MBB(j*), then *i* is routed before *j*



- **Rule 3:** Let $\Pi(net)$ be the number of pins within *MBB*(*net*) for net *net*. For two nets *i* and *j*, if $\Pi(i) < \Pi(j)$, then *i* is routed before *j*.
 - For each net, consider the pins of other nets within its bounding box
 - The net with the smallest number of such pins is routed first
 - Ties are broken based on the number of pins that are contained within the bounding box and on its edge





7.1 Introduction to Area Routing

- 7.2 Net Ordering in Area Routing
- 7.3 Non-Manhattan Routing
 - 7.3.1 Octilinear Steiner Trees
 - 7.3.2 Octilinear Maze Search
 - 7.4 Basic Concepts in Clock Networks
 - 7.4.1 Terminology
 - 7.4.2 Problem Formulations for Clock-Tree Routing
 - 7.5 Modern Clock Tree Synthesis
 - 7.5.1 Constructing Trees with Zero Global Skew
 - 7.5.2 Clock Tree Buffering in the Presence of Variation

- Allow 45- or 60-degree segments in addition to horizontal and vertical segments
- λ -geometry, where λ represents the number of possible routing directions and the angles π / λ at which they can be oriented
 - $\lambda = 2$ (90 degrees): Manhattan routing (four routing directions)
 - λ = 3 (60 degrees): **Y**-routing (six routing directions)
 - $\lambda = 4$ (45 degrees): X-routing (eight routing directions)
- Non-Manhattan routing is primarily employed on printed circuit boards (PCBs)



- Route planning using octilinear Steiner minimum trees (OSMT)
- Generalize rectilinear Steiner trees by allowing segments that extend in eight directions
- More freedom when placing Steiner points



Octilinear Steiner Tree Algorithm

Input: set of all pins *P* and their coordinates **Output:** heuristic octilinear minimum Steiner tree *OST*

 $OST = \emptyset$

T = set of all three-pin nets of P found by Delaunay triangulation sortedT = SORT(T,minimum octilinear distance)

for (i = 1 to |sortedT|)

subT = ROUTE(sortedT[i]) // route minimum tree over subT
ADD(OST,subT) // add route to existing tree
IMPROVE(OST,subT) // locally improve OST based on subT

7.3.1 Octilinear Steiner Trees







(2) Add route to existing tree







(2) Add route to existing tree



(3) Locally improve OST



Final OST after merging all subtrees



(3) Locally improve OST





Expansion (1)



Expansion (2)

S T

Backtracing



- 7.1 Introduction to Area Routing
- 7.2 Net Ordering in Area Routing
- 7.3 Non-Manhattan Routing7.3.1 Octilinear Steiner Trees7.3.2 Octilinear Maze Search
- 7.4 Basic Concepts in Clock Networks
 7.4.1 Terminology
 7.4.2 Problem Formulations for Clock-Tree Routing
 - 7.5 Modern Clock Tree Synthesis
 - 7.5.1 Constructing Trees with Zero Global Skew
 - 7.5.2 Clock Tree Buffering in the Presence of Variation

- A clock routing instance (clock net) is represented by n+1 terminals, where s_0 is designated as the source, and $S = \{s_1, s_2, \dots, s_n\}$ is designated as sinks
 - Let s_i , $0 \le i \le n$, denote both a terminal and its location
- A clock routing solution consists of a set of wire segments that connect all terminals of the clock net, so that a signal generated at the source propagates to all of the sinks
 - Two aspects of clock routing solution: topology and geometric embedding
- The clock-tree topology (clock tree) is a rooted binary tree *G* with *n* leaves corresponding to the set of sinks
 - Internal nodes = Steiner points



7.4.1 Terminology

• Clock skew: (maximum) difference in clock signal arrival times between sinks

$$skew(T) = \max_{s_i, s_j \in S} |t(s_0, s_i) - t(s_0, s_j)|$$

- Local skew: maximum difference in arrival times of the clock signal at the clock pins of two or more related sinks
 - Sinks within distance d > 0
 - Flip-flops or latches connected by a directed signal path
- Global skew: maximum difference in arrival times of the clock signal at the clock pins of any two (related or unrelated) sinks
 - Difference between shortest and longest source-sink path delays in the clock distribution network
 - The term "skew" typically refers to "global skew"

- Zero skew: zero-skew tree (ZST)
 - ZST problem
- Bounded skew: true ZST may not be necessary in practice
 - Signoff timing analysis is sufficient with a non-zero skew bound
 - In addition to final (signoff) timing, this relaxation can be useful with intermediate delay models when it facilitates reductions in the length of the tree
 - Bounded-Skew Tree (BST) problem
- Useful skew: correct chip timing only requires control of the local skews
 between pairs of interconnected flip-flops or latches
 - Useful skew formulation is based on analysis of local skew constraints

- 7.1 Introduction to Area Routing
- 7.2 Net Ordering in Area Routing
- 7.3 Non-Manhattan Routing7.3.1 Octilinear Steiner Trees7.3.2 Octilinear Maze Search
- 7.4 Basic Concepts in Clock Networks7.4.1 Terminology
 - 7.4.2 Problem Formulations for Clock-Tree Routing
- 7.5 Modern Clock Tree Synthesis
 7.5.1 Constructing Trees with Zero Global Skew
 7.5.2 Clock Tree Buffering in the Presence of Variation

- A clock tree should have low skew, while delivering the same signal to every sequential gate
- Clock tree synthesis is performed in two steps:

(1) Initial tree construction (Sec. 7.5.1) with one of these scenarios

- Construct a regular clock tree, largely independent of sink locations
- Simultaneously determine a topology and an embedding
- Construct only the embedding, given a clock-tree topology as input
- (2) Clock buffer insertion and several subsequent skew optimizations (Sec. 7.5.2)



H-tree

- Exact zero skew due to the symmetry of the H-tree
- Used for top-level clock distribution, not for the entire clock tree
 - Blockages can spoil the symmetry of an H-tree
 - Non-uniform sink locations and varying sink capacitances also complicate the design of H-trees

Method of Means and Medians (MMM)

- Can deal with arbitrary locations of clock sinks
- Basic idea:
 - Recursively partition the set of terminals into two subsets of equal size (median)
 - Connect the center of gravity (COG) of the set to the centers of gravity of the two subsets (the mean)

Method of Means and Medians (MMM)









Connect the center of gravity of S with the centers of gravity of the left and right subsets



Find the center of gravityo

Partition S by the median

Find the center of gravity for the left and right subsets of S

recursively performing MMM on each subset

Final result after

Method of Means and Medians (MMM)

```
Input: set of sinks S, empty tree T
Output: clock tree T
```

if $(|S| \le 1)$

return

 $(x_{0},y_{0}) = (x_{c}(S),y_{c}(S))$ $(S_{A},S_{B}) = PARTITION(S)$ $(x_{A},y_{A}) = (x_{c}(S_{A}),y_{c}(S_{A}))$ $(x_{B},y_{B}) = (x_{c}(S_{B}),y_{c}(S_{B}))$ $ROUTE(T,x_{0},y_{0},x_{A},y_{A})$ $ROUTE(T,x_{0},y_{0},x_{B},y_{B})$ $BASIC_MMM(S_{A},T)$ $BASIC_MMM(S_{B},T)$

// center of mass for S // median to determine S_A and S_B // center of mass for S_A // center of mass for S_B // connect center of mass of S to // center of mass of S_A and S_B // recursively route S_A // recursively route S_B

Recursive Geometric Matching (RGM)

- RGM proceeds in a bottom-up fashion
 - Compare to MMM, which is a top-down algorithm
- Basic idea:
 - Recursively determine a minimum-cost geometric matching of n sinks
 - Find a set of n / 2 line segments that match n endpoints and minimize total length (subject to the matching constraint)
 - After each matching step, a balance or tapping point is found on each matching segment to preserve zero skew to the associated sinks
 - The set of n/2 tapping points then forms the input to the next matching step

Recursive Geometric Matching (RGM)









Set of *n* sinks S

Min-cost geometric matching Find balance or tapping points (point that achieves zero skew in the subtree, not always midpoint) Min-cost geometric matching



Final result after recursively performing RGM on each subset

```
Recursive Geometric Matching (RGM)
```

```
Input: set of sinks S, empty tree T
Output: clock tree T
```

if $(|S| \le 1)$

return

M = min-cost geometric matching over S $S' = \emptyset$ foreach ($\langle P_i, P_i \rangle \in M$) TP_i = subtree of T rooted at P_i TP_i = subtree of T rooted at P_i tp = tapping point on (P_i, P_i) // point that minimizes the skew of // the tree $T_{tp} = T_{Pi} \cup T_{Pi} \cup (P_i, P_i)$ ADD(S',tp)// add tp to S' $ADD(T,(P_i,P_i))$ // add matching segment (P_i, P_i) to T if (|S| % 2 == 1)// if |S| is odd, add unmatched node ADD(S', unmatched node) RGM(S',T)// recursively call RGM

Chapter 7: Specialized Routi

Exact Zero Skew

- Adopts a bottom-up process of matching subtree roots and merging the corresponding subtrees, similar to RGM
- Two important improvements:
 - Finds exact zero-skew tapping points with respect to the Elmore delay model rather than the linear delay model
 - Maintains exact delay balance even when two subtrees with very different source-sink delays are matched (by wire elongation)

Exact Zero Skew



- Defers the choice of merging (tapping) points for subtrees of the clock tree
- Needs a tree topology as input
- Weakness in earlier algorithms:
 - Determine locations of internal nodes of the clock tree too early; once a centroid is found, it is never changed
- Basic idea:
 - Two sinks in general position will have an infinite number of midpoints, creating a tilted line segment – Manhattan arc
 - Manhattan arc: same minimum wirelength and exact zero skew
 - Selection of embedding points for internal nodes on Manhattan arc will be delayed for as long as possible



Locus of all Manhattan midpoints is a Manhattan arc in the Manhattan geometry



Sinks are aligned, hence, Manhattan arc has zero length

• Embeds internal nodes of the given topology *G* via a two-phase process

• First phase is bottom-up

- Determines all possible locations of internal nodes of G consistent with a minimum-cost ZST T
- Output: "tree of line segments", with each line segment being the locus of possible placements of an internal node of T
- Second phase is top-down
 - Chooses the exact locations of all internal nodes in T
 - Output: fully embedded, minimum-cost ZST with topology *G*

7.5.1 Constructing Trees with Zero Global Skew





Build Tree of Segments Algorithm (DME Bottom-Up Phase)



VLSI Physical Design: From Graph Partitioning to Timing Closure

Build Tree of Segments Algorithm (DME Bottom-Up Phase)

Input: set of sinks *S* and tree topology G(S, Top)**Output:** merging segments ms(v) and edge lengths $|e_v|, v \in G$

```
foreach (node v \in G, in bottom-up order)
```

```
if (v is a sink node)
```

$$ms[v] = PL(v)$$

else

```
(a,b) = CHILDREN(v)
CALC\_EDGE\_LENGTH(e_a,e_b)
trr[a][core] = MS(a)
trr[a][radius] = |e_a|
trr[b][core] = MS(b)
trr[b][radius] = |e_b|
ms[v] = trr[a] \cap trr[b]
```

- // if v is a terminal, then ms(v) is a
- // zero-length Manhattan arc
- // otherwise, if v is an internal node,
- // find v's children and
- // calculate the edge length
- // create trr(a) find merging segment
- // and radius of a
- // create trr(b) find merging segment
- // and radius of b
- // merging segment of v

Find Exact Locations (DME Top-Down Phase)



Find Exact Locations (DME Top-Down Phase)







Find Exact Locations (DME Top-Down Phase)

Input: set of sinks *S*, tree topology *G*, outputs of DME bottom-up phase **Output:** minimum-cost zero-skew tree *T* with topology *G*

```
foreach (non-sink node v \in G top-down order)

if (v is the root)

loc = any point in ms(v)

else

par = PARENT(v) // par is the parent of v

trr[par][core] = PL(par) // create trr(par) - find merging segment

trr[par][radius] = |e_v| // and radius of par

loc = any point in ms[v] \cap trr[par]

p/[v] = loc
```

- To address challenging skew constraints, a clock tree undergoes several optimization steps, including
 - Geometric clock tree construction
 - Initial clock buffer insertion
 - Clock buffer sizing
 - Wire sizing
 - Wire snaking
- In the presence of process, voltage, and temperature variations, such optimizations require modeling the impact of variations
 - Variation model encapsulates the different parameters, such as width and thickness, of each library element as well-defined random variables

- Area routing: avoiding the division into global and detailed routing
 - Doing everything at once, subject to design rules
 - Small netlists with complicated constraints
 - Analog, MCM and PCB routing
- Manhattan vs Euclidean paths
 - Euclidean paths are no longer than Manhattan, usually shorter
 - Unique Euclidean shortest path
 - Multiple Manhattan paths
 - When Euclidean shortest paths intersect, there may exist Manhattan shortest paths that do not (not vice versa)
- Net ordering is important in area routing
 - Rule 1: nets with higher aspect ratio (less flexible) routed first
 - Rule 2: nets surrounded by other nets (more constrained) routed first
 - Rule 3: nets with more pins inside other net's bounding boxes routed first

Summary of Chapter 7 – Non-Manhattan Tree Routing

- Recall that Manhattan routing is dictated by the limitations of modern semiconductor manufacturing for thin wires
- PCB routing is not subject to those limitations
 - Can use shorter connections
- Non-Manhattan connections
 - Diagonal (45- or 60-degree) segments in addition to horizontal and vertical segments
 - Create more freedom to place Steiner points
- Octilinear Steiner Tree construction
 - Algorithms are generally adapted from the Manhattan case
 - Should produce results that are at least as good as the Manhattan case

- Similar to signal-net routing, except for
 - Very large numbers of sinks
 - The need to equalize propagation delays from the root to sinks
 - Longer routes (to satisfy the equalization constraint)
 - Typical algorithms determine topology first, then geometric embedding
- Clock skew
 - Consider propagation delay from the root to each sink
 - Skew is the maximal pairwise difference between delays (over all pairs of sinks)
 - May be limited to sinks that are within distance d > 0 (local skew)
- For a specified wire delay model
 - ZST: Zero-Skew Tree routing requires that skew = 0
 - BST: Bounded-Skew Tree routing requires that skew < Bound

- Initial clock tree construction
 - Topology determination (MMM or RGM)
 - DME embedding (different flavors for ZST and BST)
 - Working with the Elmore delay model requires more effort than working with linear delay models
- Geometric obstacles (e.g., macros)
 - May require detours
 - Can be handled during DME (complicated) or during post-processing (often achieves as good results)
- Clock-tree optimization
 - Buffer insertion
 - Buffer sizing
 - Wire sizing
 - Wire snaking by small amounts
 - Decreasing the impact of process variability