


Synthesis

Logic Synthesis
Partitioning
Floorplanning
Power Routing
Global Placement
Detailed Placement
Clock Tree Synthesis
Global Routing
Detailed Routing
Timing Closure



Analysis / Verification

Formal Verification
Global Timing
Routability Prediction
Timing
Parasitic Extraction
Sign-off DRC
Sign-off Timing
Sign-off Spice Simulation

EM-Specific Analysis and Verification


Estimation of EM-Critical Nets Based on Netlist

Current Density Distribution in Power Nets

Current Density and Temperature Estimation

Sign-off DRC w/ EM Rules


Sign-off Spice Simulation of Currents in Segments



0 mA

Minimum-sized wire for 0 mA


(a)



$0 \text{ mA} \rightarrow +1 \text{ mA}$

Correctly-sized wire
(max. absolute current 2 mA)

(b)





$[-2, 2] \text{ mA}$

□ Steiner point

■ Terminal

(c)






$$\bar{L}_n = \begin{pmatrix} i_{Ln,11} & i_{Ln,12} & \cdots & i_{Ln,1P} \\ i_{Ln,21} & i_{Ln,22} & \cdots & i_{Ln,2P} \\ \vdots & \vdots & \ddots & \vdots \\ i_{Ln,O1} & i_{Ln,O2} & \cdots & i_{Ln,OP} \end{pmatrix} \quad \bar{U}_n = \begin{pmatrix} i_{Un,11} & i_{Un,12} & \cdots & i_{Un,1P} \\ i_{Un,21} & i_{Un,22} & \cdots & i_{Un,2P} \\ \vdots & \vdots & \ddots & \vdots \\ i_{Un,O1} & i_{Un,O2} & \cdots & i_{Un,OP} \end{pmatrix}$$

Current type 1...O

Operating phase 1...P




$$\bar{L}_1 = (-1 \text{ mA})$$

$$\bar{U}_1 = (2 \text{ mA})$$


$$\bar{L}_2 = (-3 \text{ mA})$$

$$\bar{U}_2 = (0 \text{ mA})$$

$$\vec{i}_W = \left(\max \begin{cases} \min(|-1 \text{ mA}|, |0 \text{ mA}|) \\ \min(|-3 \text{ mA}|, |2 \text{ mA}|) \end{cases} \right)$$




$$\vec{i}_W = (2 \text{ mA})$$




$$V_{T1}: \bar{L}_1 = \begin{pmatrix} -1 & -2 \\ -10 & -8 \end{pmatrix} \quad \bar{U}_1 = \begin{pmatrix} 3 & 2 \\ 0 & 4 \end{pmatrix}$$





$$V_{T2}: \bar{L}_2 = \begin{pmatrix} 0 & -1 \\ -3 & 0 \end{pmatrix} \quad \bar{U}_2 = \begin{pmatrix} 0 & 6 \\ 0 & 2 \end{pmatrix}$$




$$V_{T3}: \bar{L}_3 = \begin{pmatrix} 2 & -1 \\ 0 & -3 \end{pmatrix} \quad \bar{U}_3 = \begin{pmatrix} 3 & 0 \\ 2 & 3 \end{pmatrix}$$



$$V_{T4}: \bar{L}_4 = \begin{pmatrix} -2 & 1 \\ -1 & -3 \end{pmatrix} \quad \bar{U}_4 = \begin{pmatrix} -2 & 4 \\ 1 & 0 \end{pmatrix}$$







Wire Planning



Wire planning objective:
Obtain a net topology with
optimized current flow

