Index

A

Activation energy (Al, Cu), 29 Activation energy (categories), 15 Amorphous structure, 28 Analog design (EM-aware), 68 Analytical methods, 50 Antenna rule checking, 66 Application-scaling factor, 84 Architectural design (VLSI), 65 Atomic flux (simulation), 52 Average current, 74

B

Bamboo effect, 109 Bamboo structure, 28 Barrier, 31 Barrier (material), 141 Black's equation, 18 Blech length (effect), 112 Blocking grain, 30 Bulk diffusion, 24

С

Carbon nanofibres (CNFs), 143 Carbon nanotubes (CNTs), 143 Cheesing (wire), 110 Chemical diffusion, 14, 40 Chemical-mechanical planarization (CMP), 30 Circuit design (VLSI), 65 Clock-tree synthesis, 65 Concentrated element methods, 50 Constraint-correct/driven design, 163 Copper (interconnect), 3 Critical length effect, 112 Critical stress, 22 Current density, 5 Current-density simulation, 94 Current-density verification, 89 Current types average, 74 peak, 74 root-mean-square (RMS), 73

D

Damascene technology, 30 Decompaction (layout), 100 Design flow, 64 application-robust, 83 constraint-driven, 163 EM-aware (analog), 69 EM-aware (digital), 72 overview of main steps, 64 pattern generator, 162 Design rule check (DRC), 66 Dielectric cap, 31 Dielectric (material), 140 Differentiation (EM, TM, SM), 47 Diffusion barriers, 33 Diffusion coefficient, 29 Diffusion formula, 28 Diffusion processes, 24 Digital design (EM-aware), 70 Double via. 129 Dual-damascene technology, 30 Duty factor/cycle, 33

© The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2025 J. Lienig et al., *Fundamentals of Electromigration-Aware Integrated Circuit Design*, https://doi.org/10.1007/978-3-031-80023-8

Е

Effect (EM-inhibiting), 108 Effective conditions, 83 Electrical rule checking (ERC), 66 Electrolytic electromigration, 17 Electromigration, 14 EM-robust elements (outlook), 161 Equivalent circuits, 98 Equivalent current value, 74 Extraction (parasitic), 66

F

Fabrication (VLSI), 66 Field-effect transistors (FET), 2 Finite difference method (FDM), 52 Finite element method (FEM), 51 Finite volume method (FVM), 52 Floorplanning, 65 Frequency-dependency (EM), 136 Functional design (VLSI), 65

G

Grain boundary diffusion, 24 Graphene layers/nanoribbons, 143

Н

Heat equation, 28 Hillock, 15 Hydrostatic stress (physics-based modeling), 8, 95

I

Immortality checks, 19, 97 Inmortal wire (Blech length), 112 Interaction (EM, TM, SM), 44 Interconnect (development), 3 Interconnect material (EM), 138 International technology roadmap (ITRS), 2

J

Joule heating, 16

K

Keep-out zones (TSV), 49 Korhonen equation, 21

L

Layout adjustment (current), 100

Layout versus schematic (LVS), 66 Length effect, 112 Lifetime modeling, 21, 97 Line depletion, 16 Linked segments (of a wire), 122 Logic design (VLSI), 65 Lumped element methods, 50

M

Material migration, 14 Measure (EM-prevention), 108 Mechanical stress (simulation), 55 Mechanical stress/tension, 38 Median time to failure (EM), 18 Meshed geometry methods, 51 Metal liner, 31 Mission profile, 82 Mobility changes (transistor), 49 Monocrystalline structure, 28 Moore's Law, 1 MTF (EM), 18 Multiple vias, 129

N

Near-bamboo structure, 28 Net classes, 137

P

Packaging (VLSI), 66 Partitioning, 65 Pattern generator (outlook), 161 Peak current, 74 Physical design (VLSI), 65 Physical verification (VLSI), 65 Physics-based EM model, 8, 95 Placement, 65 Polycrystalline structure, 28 Power dissipation (power loss), 25 *Proactive* mitigation, 67

Q

Quasi-continuous methods, 50

R

Reference conditions, 83 Reservoir (effect), 125 RMS current, 74 Routing, 65 Index

S

Segment current, 78 Segment (of a wire), 113 Self-healing, 33, 136 Sink (reservoir), 126 Skin effect/depth, 36 Source (reservoir), 126 Steady-state stress, 20 Steiner point, 67 Stress evolution, 21, 96 Stress migration, 39, 41 Stress verification, 67, 95 Support polygons, 100 Surface diffusion, 24

Т

Temperature scaling factor, 92 Terminal currents, 74 Thermal migration, 39, 40 Thermal via/wire, 102 Thermomigration, 40 3D-integration technology, 5 Through-silicon via (TSV), 4 Timing closure, 65 Triple point, 30

v

Via array (current distribution), 133 Via-below/above configuration, 122 Via depletion, 16 Via (double, multiple), 129 Via sizing (current), 91 Void, 15 Void growth (simulation), 55

W

Wet electromigration, 17 Whisker, 15 Wire planning, 80 Wire sizing (current), 91 Wire slotting, 110