- 7.1 Parasitic Effects in Silicon
- 7.2 Surface Effects
- 7.3 Interconnect Parasitics
- 7.4 Overvoltage Protection
- 7.5 Migration Effects in Metal



Chapter 7: Addressing Reliability in Physical Design

7.1	Parasitic Effects in Silicon	
	7.1.1	Substrate Debiasing
	7.1.2	Injection of Minority Carriers
	7.1.3	Latchup
	7.1.4	Breakdown Voltage aka Blocking Capability of p-n Junctions
7.2	Surface Effects	
	7.2.1	Parasitic Channel Effects
	7.2.2	Hot Carrier Injection
7.3	Interconnect Parasitics	
	7.3.1	Line Losses
	7.3.2	Signal Distortions
	7.3.3	Crosstalk
7.4	Overvoltage Protection	
	7.4.1	Electrostatic Discharge (ESD)
	7.4.2	Antenna Effect
7.5	Migration Effects in Metal	
	7.5.1	Electromigration
	7.5.2	Thermal Migration
	7.5.3	Stress Migration
	7.5.4	Mitigating Electromigration
	7.5.5	Mitigating Thermal and Stress Migration





4













Backgate contacts laid out as guard rings











© J. Lienig, J. Scheible, Fundamentals of Layout Design for Electronic Circuits, Springer 2020



Oxide (SiO_2) MetalPoly $n^ n^+$ n-doped bulk silicon $p^ p^+$ p-doped bulk silicon





























V₂







































Current-optimized net topology