


- 5.1 Generierung einer Netzliste mit Hardware-Beschreibungssprachen
- 5.2 Generierung einer Netzliste mittels Schaltplan
- 5.3 Die wichtigsten Schritte beim Layoutentwurf
- 5.4 Verifikation
- 5.5 Layout-Postprozess




### Schnittstellen- beschreibung




```
entity HALFADDER is  
  port(A, B      : in bit;  
        SUM, CARRY: out bit);  
end entity HALFADDER;
```

### Halbaddierer (Half adder)







### Aufbau und Implementierung




```
architecture RTL of HALFADDER is  
begin  
  SUM    <= A xor B;  
  CARRY  <= A and B;  
end architecture RTL;
```



## NAND-Gatter





Markierung





| DIN/IEEC/IEC<br>Symbol | Beschreibung                                                                                                                                     | Alternatives/<br>ANSI-Symbol |
|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
|                        | Primary cell,<br>secondary cell, storage<br>battery<br>The longer line<br>represents the positive<br>pole, the shorter one<br>the negative pole. |                              |
|                        | Ground symbols                                                                                                                                   |                              |
|                        | DC<br>voltage<br>source                                                                                                                          |                              |
|                        | DC<br>current<br>source                                                                                                                          |                              |
|                        | Resistor                                                                                                                                         |                              |
|                        | Resistor,<br>adjustable                                                                                                                          |                              |
|                        | Capacitor                                                                                                                                        |                              |
|                        | Polarized<br>capacitor                                                                                                                           |                              |
|                        | Inductor, coil,<br>winding, choke<br>(without core)                                                                                              |                              |
|                        | Semiconductor diode;<br>(triangle = anode,<br>bar = cathode)                                                                                     |                              |
|                        | Light<br>emitting<br>diode<br>(LED)                                                                                                              |                              |

| DIN/IEEC/IEC<br>Symbol | Beschreibung                                                                                    | Alternatives/<br>ANSI-Symbol |
|------------------------|-------------------------------------------------------------------------------------------------|------------------------------|
|                        | pnp-<br><br>nnp-<br><br>transistor                                                              |                              |
|                        | n-channel p-channel<br><br>Junction FET                                                         |                              |
|                        | n-channel p-channel<br><br>Enhancement<br>MOSFET                                                |                              |
|                        | n-channel p-channel<br>(n-MOS) (p-MOS)<br><br>Enhancement<br>MOSFET (digital<br>representation) |                              |
|                        | n-channel p-channel<br><br>Depletion<br>MOSFET                                                  |                              |
|                        | Photo transistor<br>(nnp model)                                                                 |                              |


| DIN/IEEC/IEC<br>Symbol | Beschreibung                      | Alternatives/<br>ANSI-Symbol |
|------------------------|-----------------------------------|------------------------------|
|                        | Inverter                          |                              |
|                        | AND gate                          |                              |
|                        | NAND (AND with<br>negated output) |                              |
|                        | OR gate                           |                              |
|                        | NOR (OR with<br>negated output)   |                              |
|                        | D-Flipflop                        |                              |
|                        | Operational amplifier             |                              |













## Systemebene

Jedes Subsystem (Leiterplatte) kann unabhängig entworfen und gefertigt werden




## Leiterplattenebene


Ermittlung von Teilschaltungen auf einer Leiterplatte, die als IC/MCM realisierbar sind






## IC-Ebene


IC-Schaltungen werden aus Komplexitätsgründen oft in Blöcke aufgeteilt, um sie unabhängig voneinander zu entwerfen



























## 1. Schritt: Platzierung

Darstellung der Zelldichte

## 2. Schritt: Verdrahtung



Darstellung der Verdrahtungsdichte

Nichtbeachtung der  
Verbindungsichte  
bei der Platzierung



„Verdrahtungsstau“  
(diese Gebiete sind  
nicht verdrahtbar)


Beachtung der  
Verbindungsichte  
bei der Platzierung




Hohe  
Dichte




Niedrige  
Dichte




Ausgleichende Baumstruktur  
(Balanced tree)




H-Baum  
(H tree)




X-Baum  
(X tree)



Versorgungsgitter  
(Power mesh)









Versorgungsbaum  
(Power tree)





Differenzielle  
Signalübertragung

Symmetrische Signalführung  
 $(R_1, C_1) = (R_2, C_2)$











- Contact cut
- Metal layer(s)
- Polysilicon
- p-doped (pimp)
- n-doped (nimp)



Stickdiagramm  
(Technologie-unabhängig)

Technologiefeld





Symbolische  
Kompaktierung




Maskenlayout  
(Technologie-konform)

- Contact cut
- Metal layer(s)
- Polysilicon
- p-doped area
- n-doped area
















Schaltplaneingabe



PCB-Layoutentwurf








Erstellung von Fertigungsdaten






PCB-Layout




















| Prüfung                        | Was wird geprüft?                                           | Wie wird geprüft?                                                        | Typ                                       |
|--------------------------------|-------------------------------------------------------------|--------------------------------------------------------------------------|-------------------------------------------|
| Modellprüfung<br>(Model check) | Logisches Merkmal (Vermutung ist wahr?)                     | Mathematische Modelle                                                    | Formale Verifikation                      |
| Äquivalenzprüfung              | Logische Gleichwertigkeit von zwei Beschreibungen           | Mathematische Modelle                                                    | Formale Verifikation                      |
| Simulation                     | Schaltungsverhalten vs. Spezifikation                       | Virtuelles Experiment (Stimuli und Kennlinie)                            | Funktionale Verifikation                  |
| DRC (OPC, RET)                 | Layout vs. technologische Randbedingungen (Herstellbarkeit) | Geometrische Entwurfsregeln                                              | Geometrische Verifikation                 |
| LVS                            | Layout vs. Schaltplan                                       | Netzlistenextraktion aus dem Layout, regelbasiert                        | Geometrische Verifikation                 |
| PEX (plus Simulation)          | Auswirkungen von Parasiten auf das Schaltungsverhalten      | Parameterextraktion aus dem Layout, regelbasiert; gefolgt von Simulation | Geometrische und funktionale Verifikation |
| ERC                            | Layout vs. elektrische Prozessgrenzen (Zuverlässigkeit)     | Extraktion der Konnektivität aus dem Layout, regelbasiert                | Geometrische Verifikation                 |
| Testen                         | Eignung hinsichtlich Einsatzzweck                           | Reales Experiment, Kundenprüfung                                         | Validierung                               |







Input 1

Input 2

Output




Draufsicht





Breitenregel  $a$   
 Abstandsregeln  $b_1, b_2$   
 Überhangregel  $c$   
 Überlappingsregel  $d$   
 Umschließungsregel  $e$

Antennenregel  
 (Metall- vs. Gatefläche)


Seitenansicht



















**Optical Proximity Correction (OPC)**  
Nahbereichskorrektur



**Phase Shift Mask**  
Phasenverschiebungsmaske



**Double Patterning**  
Doppelstrukturierung