

From 3D Circuit Technologies and Data Structures to Interconnect Prediction

Robert Fischbach, Jens Lienig, Tilo Meister
Dresden University of Technology
Faculty of Electrical Engineering and Information Technology
Dresden, Germany
fischbach@ifte.de, lienig@ifte.de, meister@ifte.de

ABSTRACT

New technologies such as 3D integration are becoming a new force that is keeping Moore's law in effect in today's nano era. By adding a third dimension in current 2D circuits, we can greatly increase integration density, reduce interconnection length, and enable heterogeneous systems within one package. In order to exploit the advantages of 3D integration, layout designers and tool developers need to be fully aware of this rapid development. This paper gives an overview of recent 3D integration technologies, such as 3D packages and 3D integrated circuits. We then analyze and compare 3D data structures in order to draw conclusions about their future potential. Finally, the impact of 3D technologies on interconnect prediction is discussed.

Categories and Subject Descriptors

B.7.2 [Integrated Circuits]: Design Aids—*Layout*; B.7.1 [Integrated Circuits]: Types and Design Styles—*Advanced technologies*

General Terms

Algorithms, Design

Keywords

Three-dimensional Circuits, 3D Integration, 3D Floorplanning, Data Structures, Interconnect Prediction

1. INTRODUCTION

As predicted by Moore's law, modern technologies allow high density integrated circuits with hundreds of millions of transistors. This remarkable progress has been principally achieved by reducing feature sizes. However, ongoing reduction of the lithographic features is increasingly expensive. Another enabler of Moore's law has been the introduction of new technologies (e.g., copper interconnects, SOI, strained silicon). Currently, it is becoming more and more obvious

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

SLIP'09, July 26–27, 2009, San Francisco, California, USA.
Copyright 2009 ACM 978-1-60558-576-5/09/07 ...\$10.00.

that new technologies and methodologies rather than reduction in feature size are the key to further performance enhancements. The employment of 3D integration technologies, in which the active devices are placed in multiple layers, is one promising possibility to achieve a performance boost. Although discussed for some decades, 3D integration has only recently gained practical importance.




Figure 1: The increasing interconnect delay for various technology nodes according to the ITRS roadmap [1].

The power consumption and performance of a chip are increasingly influenced by interconnects (Fig. 1). Global wires which do not scale well need a growing number of repeaters. 3D integration allows to shorten interconnects which results in an improvement of performance and lower power consumption. Higher data bandwidths are possible and enable the design of highly efficient caches for microprocessor architectures. Smaller footprint sizes increase the yield of fabrication and improve the usage for mobile devices with tightened weight requirements. Overall, 3D integration reduces total wire length, signal delay, buffer count and power consumption.

In addition, 3D integration strongly supports System in Package (SiP) and other system-level designs, in which heterogeneous technologies are used independently in different system components. Thus, various families of circuits such as logic, processor, memory and analog circuits can be integrated into a single package.

Furthermore, a new set of devices, such as vertical transistors, could dramatically change the way integrated circuits are designed.

If there are so many advantages, why isn't 3D integration widely used yet? One reason is that until now the scaling of the transistors was easier to achieve than investing into a new methodology. Furthermore, 3D integration faces enormous challenges in both technology and physical design. Typical problems in 3D integration technologies are, among others, reliability, alignment accuracy, testability and thermal issues. The physical design process for 3D technologies is even more complex than its 2D counterpart. Here, the third dimension dramatically increases the solution space. Besides the higher complexity, additional constraints, such as stringent thermal requirements, must be addressed.

In order to handle these complex problems in physical design, a feasible modeling of the layout problem is necessary. Specifically, all design steps need an efficient data structure to represent the real geometries of modules in the algorithms being used. Recently developed 3D data structures have improved this mapping and thus allow the use of efficient optimization approaches.

This paper gives an overview of currently applied 3D integration technologies and the 3D data structures that are required in order to model these technologies during design automation. One contribution of this paper is to categorize these data structures and describe their use in modeling the geometries of modules used in designs – a prerequisite for efficient layout optimization. We also discuss the consequences of 3D integration on interconnect prediction with emphasis on modeling interconnect resources and density. Layout designers and tool developers may find this information helpful in assessing new developments in this rapidly changing field.

In the first part of this paper we provide an overview of the different 3D integration technologies that are in use today. In the second part, modern data structures used for 3D integration are presented with a special emphasis on 3D floorplanning problems. In the third part, we discuss implications of 3D integration methodologies on interconnect prediction.

2. 3D INTEGRATION TECHNOLOGIES

A traditional integrated circuit is comprised of one active device layer covered with several metal layers. The transistors are integrated in the active layer and the metal layers are used to realize the interconnections between them. This so-called two dimensional (2D) approach is currently reaching its limits because, despite shrinking feature sizes, the rapidly increasing wire lengths pose a severe problem to electrical signal properties. For example, the total interconnect length of a chip fabricated with 32 nm and six metal layers is predicted to reach $3125\text{ m}/\text{cm}^2$ in 2013 [1]. The maximum circuit area is also limited by the given signal propagation. Hence, the recent trend towards multifunctional mixed-signal circuits is hardly reachable with conventional 2D technology.

One solution to this problem has been the increased implementation of so-called 3D circuits based on 3D integration technologies [2, 3]. Here, the active devices are not limited to one layer, but are also placed on top of each other. One famous example for the usage of this technology is the stacking of memory dies to realize high capacity memory cards. Through silicon vias (TSVs) are, among others, an enabling technology for this kind of integration. These vertical electrical connections that are passing completely through a sil-




Figure 2: Today's most common 3D integration technologies. 3D packages enable functional systems on a higher system level. 3D integrated circuits utilize wafer level integration to achieve high inter-layer interconnect densities.

icon wafer or die require diameters and pitches significantly larger than that of conventional (signal) vias. Currently, TSVs need contact pitches between 2.6 and $3.8\text{ }\mu\text{m}$ and diameters of 1.3 - $1.9\text{ }\mu\text{m}$ [1].

A distinguishing feature of 3D integration technologies is the hierarchy level of the vertical integration. 3D integration on package level such as System on Package (SoP) and System in Package (SiP) are often classified as 3D packages (see Section 2.1). 3D integration on wafer level is another promising 3D integration technology that leads to so-called 3D integrated circuits (see Section 2.2). Here, multiple device layers are integrated directly on wafer level, e.g. by using donor wafer bonding or wafer stacking.

Figure 2 shows an overview and classification of different 3D integration technologies.

2.1 3D Packages

3D packages are separate chips or bare dies stacked vertically in order to build a multiple device layer circuit. In contrast to 3D integrated circuits which use through silicon vias (TSVs), the vertical connections between these chips or dies are realized using their external pins/pads. This allows the combination of chips with a wide range of technologies to be combined into one package.

Important enabling technologies for 3D packages are wire bonding and C4 which stands for Controlled Collapsed Chip Connection, i.e., a flip-chip related technology. Interconnects between the various modules in the package comprises all types of signals such as digital, analog and optical.

As shown in Fig. 2, the best known representatives of 3D packages are: 3D System on Chip (SoC), 3D Multi-Chip Module (MCM), Package on Package (PoP), System in Package (SiP), and Systems on Package (SoP). While the SoC technology combines all modules on one silicon chip, MCMs consist of numerous chips (bare dies) mounted on a common (ceramic) substrate and interconnected on that substrate (Fig. 3 b). SiP evolved out of both SoC and MCM technologies by vertically stacking multiple chips (bare dies) within one package (Fig. 3 a, c). Package on Package stacks several packed circuits for higher integration (Fig. 3 d).

One of the most enhanced 3D packaging method is the System on Package (SoP, Fig. 3 e) [4]. It combines the ad-




Figure 3: Modern 3D packages and their relation with each other.




Figure 4: Classification of 3D ICs with regard to their technology. While layer growth (a) and donor wafer bonding (b) require a sequential processing of the various device layers, wafer level stacking (c) enables a parallel fabrication of these layers.

vantages of several packaging technologies onto an enhanced functionality printed circuit board. Many diverse components can be combined on such a system, e.g., digital and analog components, embedded passives, optical modules, filters, and antennas. The evolution of SoP is depicted in Fig. 3. In this example, the SoP consists of a Multi-Chip Module (MCM), a Package on Package (PoP) and a System in Package (SiP).

Due to their heterogeneous configuration, the various modules of 3D packages are often independently, bottom-up designed and fabricated before combining them into one package. This final design step consists of module placement, module-level routing and optimization. Physical design for SoP is described in [5].

2.2 3D Integrated Circuits

3D integrated circuits utilize multiple tiers of active devices (device layers), placed one above another, that are integrated directly on wafer level. The most common technologies are layer growth, donor wafer bonding and wafer level stacking (Fig. 4).




Figure 5: Fabrication of a Silicon on Insulator (SoI) wafer [6, 7]: (a) Circuit layer 1 is attached to a glass carrier, etching process at the backside, buried oxide layer as etch stop, (b) alignment and bonding of circuit layer 1 onto layer 2, (c) removal of top glass carrier and fabrication of through silicon vias for interlayer interconnects.

In comparison to 3D packages, 3D integrated circuits achieve a higher level of integration. Key technology enablers are through silicon vias (TSVs), wafer thinning, high accuracy alignment and viable wafer bonding methods.

One example of the layer growth technology is metal-induced lateral crystallization (Fig. 4 a). Here, after the deposition of amorphous silicon, a recrystallization process is induced by a partial deposited metal layer at higher temperatures ($> 400^{\circ}\text{C}$). While this technology enables a high via density, the temperature of the growth process can have negative effects on the lower device layers.

Donor wafer bonding is based on a sequential fabrication of multiple circuit layers, sequentially from bottom to top (Fig. 4 b). This method avoids temperature-related drawbacks on the lower layers due to the absence of a recrystallization process.

Various prefabricated wafers (circuit layers) are combined either face-to-face (F2F) or face-to-back (F2B) using the wafer level stacking technology (Fig. 4 c). Even though the process is called wafer level stacking, so-called die-to-wafer methods (D2W) can be used to decrease the influence of defects on single wafers. This increased fabrication yield is achieved by stacking single, pre-tested dies (rather than an entire wafer) onto the wafer.

The IBM 3D IC fabrication process (described in [6, 7]) is a promising example for 3D integration on wafer level. This method is shown in Fig. 5. In order to achieve thin circuit layers required for short interlayer vias, Silicon on Insulator (SoI) wafers with a buried oxide (BOx) layer are used. The bonding of one circuit layer onto another is realized by either oxide fusion, eutectic bonding or the use of adhesives. Top circuit layers are often supported by a glass carrier.

Table 1: Comparison of 3D integration technologies.

Characteristics	3D Packages SiP/SoP/PoP	3D Integrated Circuits Layer Growth	Donor Wafer	Wafer Stacking
Via density	low	very high	very high	high
Fabrication	parallel	sequential	sequential	parallel
Distance between layers	high	very low	very low	low
Heterogeneous configuration	yes	difficult	possible	yes
Thermal interaction between layers	low	very high	high	medium
Testability	chip level	difficult	difficult	possible

Due to their high level of mutual integration, the various modules of 3D circuits require a top-down hierarchical design with a significant degree of interdependencies. Outlines of physical design of 3D ICs are given in [8–10].

2.3 Challenges and Comparison of 3D Technologies

3D integration is the logical consequence of the increased bottleneck of 2D integration with regard to interconnect problems that prevent further improvements in performance and functionality. However, these new technologies pose severe challenges that include technological problems, like high accuracy alignment or reliability issues, and physical design issues such as considering new thermal constraints. A comparison of 3D integration technologies with regard to their main characteristics is given in Table 1.

3. 3D DATA STRUCTURES

3.1 Overview

In electronic design automation, specifically during physical design, data structures are used to store information about various layout elements and their properties. Hence, data structures are an abstract model of the corresponding design problem.

Efficient data structures integrate additional helpful properties of the layout elements, such as direct access to neighbors. They build up a solution space which then can be investigated with an optimization method like simulated annealing. This solution space should be non-redundant, as small as possible and include the best solutions. Furthermore, an efficient implementation of a data structure must allow a fast execution of operations like rotation, exchange and the transformation from the abstract representation to the real geometry.

Early 3D physical design flows utilized classical, proven data structures, such as one slicing tree for one active device layer. However, these so-called 2.5D approaches have the disadvantage that tight linking between layers has been neglected, thus, preventing for example a successful thermal-driven design.

It is obvious that modern 3D data structures should fully support 3D layouts. As illustrated in Fig. 6, the majority of the currently developed 3D data structures are extensions of their well known 2D predecessors. One example is the T-Tree presented in [11]. Here, the efficient properties of its 2D version (B*-Tree) could be maintained by implementing a ternary tree (instead of a binary tree) that enables the representation of the third dimension. However, some of these 3D extensions of data structures, such as sequence




Figure 6: Classical 2D floorplanning data structures (left) and their 3D counterparts (right, see also Table 2).

triple [12], lack those properties which make them so efficient in the 2D case. New data structures specifically designed for the 3D integration – which are truly able to fulfill the new demand determined by 3D integration technologies – are required. Next, we outline the progress that has been achieved so far in the area of 3D floorplanning.

3.2 3D Data Structures in Floorplanning

During floorplanning, the shapes and positions of various modules (circuit partitions) are determined. While in many 3D applications placement and routing within the individual modules are performed separately and thus, can maintain their overall 2D data structure, the top-level floorplanning of these modules requires a 3D approach. As such, floorplanning algorithms were among the first to tackle the challenges posed by 3D integration.

Conventional floorplanning assumes a single two dimensional layer on which several modules have to be arranged. A wide variety of different algorithmic approaches have been




Figure 7: Illustration of 3D Slicing Tree operations to permute a given 3D floorplan. A rotation alters an inner node (representing a cut through the normal plane) resulting in a physical rotation of modules contained in the subtrees of that node. An exchange swaps two subtrees resulting in a physical exchange of modules contained in these subtrees.

used in order to solve the floorplanning problem. The 3D floorplanning problem includes new, 3D-specific characteristics that must be represented in the underlying data structures. For example, modules also have vertical dependencies (in addition to horizontal ones).

There are two ways to represent vertical dependencies. The first possibility is the multiple usage of classical data structures, the so-called 2.5D methods. Here, additional mechanisms have to be implemented to achieve a consideration of vertical relations between modules placed on different layers, such as vertical alignment as well as overlapping and non-overlapping constraints. These representations include a discrete z-direction, such as in the combined bucket and 2D array (CBA) approach in [13].

However, it quickly became obvious that vertical dependencies between modules work better when incorporated directly into the data structure. More recent 3D data structures represent multilayer modules in all three dimensions. An example for such a 3D data structure is the 3D Slicing Tree described in [14]. As illustrated in Fig. 7, different operations, such as module rotation and swapping, can be carried out efficiently to modify a given tree. A concatenation of these operations allows obtaining any possible slicing tree from any given slicing tree. However, solutions from a 3D Slicing Tree are limited to slicing floorplans.

Fig. 8 illustrates block swapping using the most common 3D data structures applied to modern flooplanning problems [11, 12, 14–20]. Table 2 summarizes the important characteristics of these data structures. As can be seen, 3D data structures fall into three categories: sequence and/or list representations, grids, and graph-based representations.

4. 3D INTERCONNECT PREDICTION

Predicting characteristics of interconnect systems has been essential for any technology in order to evaluate interim solutions during the IC design development. But what distinguishes interconnect prediction for 3D circuit technologies from that of previous technologies?

4.1 Modeling Interconnect Resources

Interconnect resources of an IC can be generally modeled by a rectilinear graph with weighted edges as shown in Fig. 9(a). It consists of nodes that correspond to regions




Figure 8: 3D block swapping example using new 3D data structures. As illustrated at the top, block a is exchanged with blocks (b, c) .

in the design, and weighted edges that correspond to interconnect resources in those regions. Each of the nodes is assigned a design coordinate (x, y, z) . x and y are continuous coordinates within a layer, while z is discrete and specifies the interconnect layer. In most practical applications, however, x and y are artificially restricted to discrete values. Furthermore, preferred directions for interconnect are often assumed for layers. These two measures simplify the design process by limiting the number of nodes and reducing the number of edges of the graph (Fig. 9 b).

The general model of interconnect resources described above is valid for 3D technologies as well as for previous (2D) technologies. On a first sight, this observation would imply that interconnect routing and prediction are not more complicated for 3D ICs. However, during 3D interconnect prediction the number of layers that has to be taken into account is larger, design objectives are different compared to previous technologies, and additional constraints must be considered:

Table 2: Most common 3D data structures applied to 3D floorplanning problems with regard to their publication date, worst-case complexity of the operations, size of the solution space and main characteristics (n = number of modules, *n.g.* = not given). Except the last two data structures, all are directly derived from 2D predecessors (see also Fig. 6).

Data Structure	Year	Complexity	Solution Space	Characteristics
Sequence Triple/Quintuple	2000 [12]	$O(n^2)$	$O((n!)^3)/O((n!)^5)$	Sequence: Three or five sequences (locii)
3D Sub-Transitive Closure Graph	2004 [15]	$O(n^2)$	$O((n!)^3)$	Graph: Three transitive graphs
T-Tree	2004 [11]	$O(n)$	$O(n! 3^{3n}/2^{2n} n^{1.5})$	Graph: Ternary tree, nodes: modules, branches: neighbor information
3D Bounded-Sliceplane Grid	2005 [16]	$O(n^2)$	depends on grid	Grid: Three dimensional grid
3D Corner Block List	2005 [17]	$O(n)$	$O(n! 3^{n-1} 2^{4n-4})$	Sequence/List: Sequence of modules, list of orientations, list of tri-branches
3D Slicing Tree	2005 [14]	$O(n)$	$O(n! 2^{3n}/n^{1.5})$	Graph: Binary tree, inner nodes: slices, leaves: modules
O-Sequence	2006 [18]	$O(n)$	<i>n.g.</i>	Sequence: Sequence of modules and symbols
Double Tree and Sequence	2007 [19]	$O(n^2)$	$O(n! n^{2(n-1)})$	Sequence/Graph: Two rooted trees (x-tree, y-tree), sequence (z-order)
Labeled Tree and Dual Sequences	2008 [20]	$O(n^{4/3} \log n)$	$O((n!)^2 n^{n-1})$	Sequence/Graph: Sequence of modules, number sequence and tree




Figure 9: A general graph modeling interconnect resources (a) and a graph with a reduced number of edges by assuming preferred routing directions (b).

- Interconnect in 3D ICs topologically differs from interconnect in previous (2D) technologies such that it potentially connects elements that reside in different active layers. Hence, the endpoints of a net may be located on different layers that are vertically “far apart”.
- The impact of through silicon vias (TSVs) on electrical interconnect properties is much larger than the impact of conventional signal vias. For example, TSVs are often significantly longer than regular signal vias which connect layers in the same tier.
- The resources for vertical interconnect between tiers (inter-tier vias, subsequently labeled as TSVs) are more scarce/expensive compared to vias between interconnect layers within a tier. As such they require specific consideration during interconnect prediction. While the exact properties of TSVs are technology dependent, the TSV pitch is at least one magnitude larger than the signal via pitch for current and foreseeable 3D technologies (see Section 2). Additionally, reliability and tolerances of TSVs are an issue.

- In general, a k -tier 3D IC generates k times the heat of a 2D chip. Hence, heat distribution and heat dissipation are much more important in 3D ICs. As a consequence, thermal vias and other thermal elements have to be integrated into 3D ICs and require consideration during 3D interconnect prediction. Furthermore, the influence of heat on the electrical properties of interconnect becomes more important.

- Blockage avoidance and congestion management are more complex with the addition of a third dimension. For instance, a TSV or thermal via that spans two or more tiers constitutes a blockage that wires have to navigate around. Furthermore, these vias must traverse active layers, thus preventing any active component within that area. Often, an additional keepout area of the TSV is required because transistors cannot be placed in TSV vicinity due to the impact of TSV-related stress.

Interconnect prediction has been always a trade-off between accuracy and computation time. This is even more relevant for 3D ICs, as the problem size is generally larger. Depending on the desired accuracy, the size of the graph that models interconnect resources is reduced by applying different levels of simplification. Referring to 2D technologies, and in particular to the prediction of routing congestion and wire lengths, there are three means of simplification (illustrated in Fig. 10):

- Individual layers of interconnect are combined and, hence, not distinguished during prediction. This is practical if the interconnect in the combined layers has similar properties and if blockages are distributed evenly. The resulting interconnect prediction is not providing information about vias when using this simplification.




Figure 10: Simplifying the graph of interconnect resources for 2D technologies. From left to right, the number of interconnect layers that are treated separately is reduced. From top to bottom, regions within a layer are combined to tiles and treated as an atomic unit. Further reduction would remove any information about layout topology, leading to prediction methods such as complexity analysis [22] and Rent's rule [21].

- Interconnect layers are tiled with the resulting tiles treated as atomic units that are not inspected in detail. This simplification is a basic concept of global routing. It reduces the x- and y-resolution of interconnect prediction by an arbitrary factor, which is adjustable to the requirements of specific designs.
 - Modeling of interconnect can be disassociated from the layout topology. At this level of simplification, only global values, such as the average wire length of all nets in a design, can be estimated. Prediction methods that rely on few or no topological features are, for example, Rent's Rule [21] and methods of complexity analysis [22].

As illustrated in Fig. 11, a new *intermediate* level of simplifying the graph of interconnect resources is needed for 3D technologies. While interconnect modeling to two dimensions has proven to be practical in many cases for previous (2D) designs, 3D technologies require specific consideration of inter-tier vias as they are an expensive resource and significantly influence interconnect properties. Hence, it is necessary to distinguish whether layers are connected by vias or by more expensive TSVs. Consequently, in an intermediate level of simplification, only layers within the same tier are combined, because at this level of simplification the properties of inter-tier vias are still to be included in the interconnect prediction. If further simplification is required, layers of different tiers are also combined (Fig. 11). However, this step removes all information about inter-tier via properties which limits its applicability.

4.2 Interconnect Density Prediction

Lou's statistical model [23] provides a method to predict interconnect congestion in 2D while respecting blockages. It is based on the assumption that each net is routed along one of its shortest Manhattan paths. From each routing grid point within the Manhattan window, the net is routed in x-direction with the same probability as in y-direction. This model allows computing an expected 2D interconnect density for each routing region in the design (Fig. 12).




Figure 11: Simplifying the graph of interconnect resources for 3D technologies. From left to right, only layers within a tier are combined resulting in a new (intermediate) simplification step. From top to bottom, simplification is done by combining regions to tiles according to Fig. 10. Further simplification (to the right) is the same as in Fig. 10.




Figure 12: Predicted 2D interconnect density by Lou's model [23] without (a) and with blockages (b) for a two terminal net. The pins of the net are at the bottom left corner and at the top right corner. Black denotes the highest expected density, white denotes the lowest density.

As suggested above, interconnect prediction models that consider inter-tier vias (TSVs) and other vertical/blockage information are necessary for 3D technologies. To convey Lou's model to 3D technologies with several tiers, a probability for vertical routing segments between tiers (layers) must be added in order to include those requirements (see also [24]). Such an extended model respects blockages and vertical resources that naturally differ throughout the design area. The resulting interconnect prediction considers the expected interconnect density for each tier as well as an expected density of inter-tier vias (intermediate level, Fig. 13).

5. SUMMARY

3D integration is becoming a new force that is keeping Moore's law in effect in today's nano era. Numerous 3D data structures have been recently developed in order to make 3D technologies accessible to an efficient and automatic design.

To fully exploit the advantages of the extra dimension in 3D integrated circuits, layout designers and tool developers need to be aware of this rapid development. We have presented a survey of the emerging 3D integration technologies and provided an up-to-date overview of the most efficient 3D data structures. While 3D integration technologies can be divided into two groups (3D packages and 3D integrated circuits), related data structures fall into three categories: sequence and/or list representations, grids, and graph-based




Figure 13: 3D interconnect and TSV density predicted analogously to Lou's model for a two terminal net routed in four tiers. The pins of the net are at the bottom left corner and at the top right corner. Black squares denote the highest interconnect density, white denotes the lowest density. The predicted TSV density is illustrated by colored columns. Dark columns indicate a high TSV density, light columns indicate a low density.

representations. Currently, all three categories are in use. There has also been a recent tendency to combine various approaches in so-called hybrid structures. Significant progress has been made in tackling the complexity issue of 3D structures, with more and more data structures obtaining a linear (or almost linear) computational complexity.

Interconnect prediction for 3D integration technologies requires 3D approaches in order to take the much tighter interaction of interconnect and active components into account. These interactions are due to the more complex heat management and blockages caused by thermal and inter-tier vias. Furthermore, vertical interconnects between tiers are more important to system characteristics than conventional vias because they are an expensive resource and have different characteristics.

Acknowledgments

This work is supported by the German Science Foundation (DFG, project 1401/1).

6. REFERENCES

- [1] ITRS, “<http://www.itrs.net/reports.html>,” tech. rep., ESIA, JEITA, KSIA, TSIA and SIA, 2007.
- [2] E. Beyne, “The rise of the 3rd dimension for system integration,” in *Interconnect Technology Conference, 2006 International*, pp. 1–5, June 5–7, 2006.
- [3] W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon, “Demystifying 3D ICs: The pros and cons of going vertical,” *Design & Test of Computers, IEEE*, vol. 22, pp. 498–510, Nov.–Dec. 2005.
- [4] R. Tummala, “SOP: What is it and why? A new microsystem-integration technology paradigm-moore’s law for system integration of miniaturized convergent systems of the next decade,” *Advanced Packaging, IEEE Transactions on*, vol. 27, pp. 241–249, May 2004.
- [5] S. Lim, “Physical design for 3D system on package,” *Design & Test of Computers, IEEE*, vol. 22, pp. 532–539, Nov.–Dec. 2005.
- [6] K. W. Guarini, A. W. Topol, M. Jeong et. al, “Electrical integrity of state-of-the-art 0.13 m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication,” in *Proc. Digest. International Electron Devices Meeting IEDM ’02*, pp. 943–945, 2002.
- [7] A. W. Topol, J. D. C. La Tulipe, L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Jeong, “Three-dimensional integrated circuits,” *IBM Journal of Research and Development*, vol. 50, pp. 491–506, July/Sept. 2006.
- [8] S. Das, *Design Automation and Analysis of Three-Dimensional Integrated Circuits*. PhD thesis, Massachusetts Institute of Technology, 2004.
- [9] G. H. Loh, Y. Xie, and B. Black, “Processor design in 3D die-stacking technologies,” *Micro, IEEE*, vol. 27, pp. 31–48, May–June 2006.
- [10] Y. Xie, G. H. Loh, B. Black, and K. Bernstein, “Design space exploration for 3d architectures,” *J. Emerg. Technol. Comput. Syst.*, vol. 2, no. 2, pp. 65–103, 2006.
- [11] P.-H. Yuh, C.-L. Yang, and Y.-W. Chang, “Temporal floorplanning using the T-Tree formulation,” in *Proc. ICCAD-2004 Computer Aided Design IEEE/ACM International Conference on*, pp. 300–305, 2004.
- [12] H. Yamazaki, K. Sakanishi, S. Nakatake, and Y. Kajitani, “The 3D-packing by meta data structure and packing heuristics,” *Fundamentals of Electronics, Communications and Computer, IEICE Transactions on*, vol. E83-A, pp. 639–645, April 2000.
- [13] J. Cong, J. Wei, and Y. Zhang, “A thermal-driven floorplanning algorithm for 3d ics,” in *Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on*, pp. 306–313, 7–11 Nov. 2004.
- [14] L. Cheng, L. Deng, and M. D. F. Wong, “Floorplanning for 3-D VLSI design,” in *ASP-DAC ’05: Proceedings of the 2005 Conference on Asia South Pacific Design Automation*, pp. 405–411, ACM, 2005.
- [15] P.-H. Yuh, C.-L. Yang, Y.-W. Chang, and H.-L. Chen, “Temporal floorplanning using 3D-subTCG,” in *Proc. Asia and South Pacific Design Automation Conference the ASP-DAC 2004* (C.-L. Yang, ed.), pp. 725–730, 2004.
- [16] H. Ninomiya and H. Asai, “Three dimensional module packing by simulated annealing,” in *Evolutionary Computation, IEEE Congress on*, vol. 2, pp. 1069–1074, 2–5 Sept. 2005.
- [17] Y. Ma, X. Hong, S. Dong, and C. Cheng, “3D CBL: An efficient algorithm for general 3D packing problems,” in *Proc. 48th Midwest Symposium on Circuits and Systems*, vol. 2, pp. 1079–1082, 2005.
- [18] H. Ohta, T. Yamada, C. Kodama, and K. Fujiyoshi, “The O-Sequence: Representation of 3D-floorplan dissected by rectangular walls,” in *Proc. of Research in Microelectronics and Electronics 2006, Ph.D.*, pp. 317–320, 2006.
- [19] K. Fujiyoshi, H. Kawai, and K. Ishihara, “DTS: A tree based representation for 3D-block packing,” in *Proc. IEEE International Symposium on Circuits and Systems ISCAS 2007*, pp. 1045–1048, 2007.
- [20] R. Wang, E. F. Young, Y. Zhu, F. C. Graham, R. Graham, and C.-K. Cheng, “3-D floorplanning using labeled tree and dual sequences,” in *ISPD ’08: Proceedings of the 2008 International Symposium on Physical Design*, pp. 54–59, ACM, 2008.
- [21] B. S. Landman and R. L. Russo, “On a pin versus block relationship for partitions of logic graphs,” *Computers, IEEE Transactions on*, vol. C-20, no. 12, pp. 1469–1479, 1971.
- [22] V. N. Kravets and P. Kudva, “Understanding metrics in logic synthesis for routability enhancement,” in *SLIP ’03: Proceedings of the 2003 International Workshop on System-Level Interconnect Prediction*, pp. 3–5, ACM, 2003.
- [23] J. Lou, S. Krishnamoorthy, and H. S. Sheng, “Estimating routing congestion using probabilistic analysis,” in *ISPD ’01: Proceedings of the 2001 International Symposium on Physical Design*, pp. 112–117, ACM, 2001.
- [24] V. H. Nguyen and P. Christie, “The impact of interstratal interconnect density on the performance of three-dimensional integrated circuits,” in *SLIP ’05: Proceedings of the 2005 International Workshop on System Level Interconnect Prediction*, pp. 73–78, ACM, 2005.