


Optimal Die Placement for Interposer-Based 3D ICs

Sergii Osmolovskyi, Johann Knechtel,
Igor L. Markov and Jens Lienig

Jeju, Korea, Jan 24 2018

Outline

1. Motivation
2. Optimal placement framework (branch and bound)
3. Advanced pruning techniques
4. Results and Summary



29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

2

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Part 1

Why 3D Integration? Why Interposer-based Chips and their Placement?


29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

3

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Modern Requirements for Chip Design




29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

4

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advantages of Interposer-Based 2.5/3D ICs



- Interposer-based 3D ICs are currently the most promising option for large-scale 3D integration

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

5

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Problem of Interposer Placement

Given:


- Prefabricated chips/dies with fixed pins
- Geometry of interposer with defined placement region
- Netlist

Goal:

- Placement with minimal wirelength

Only a few dies need to be placed

- optimal arrangement is accessible but challenging (combinatorial explosion)



29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

6

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Part 2

Optimal Placement Framework


29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

7

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Placement Framework: Representation



Construct placement by adding dies one at a time
(based on constraint satisfaction problem,
constraint graphs, and search trees)

For every new die we consider:

- Rotation: north (0°), west (90°), south (180°) and east (270°)
- Topological relation to already placed dies: left of / right of / above / below
- Optimal movement within deadspace

➤ All possible placement variations can be covered

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

8

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Placement Framework: Branch and Bound Approach



Brute Force
~ $4,4 \cdot 10^{12}$ nodes: ~43 days

Native Branch-and-Bound
263 million nodes: ~10 min

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

11

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Part 3

Advanced Pruning Techniques

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

12


https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advanced Pruning Techniques: Placement Schedule

Dies with large impact on total WL shall be considered early
(Previous works: schedule based only on die size)


Proposed:

- Combined metric: size & number of interconnects
- Greedy graph-based algorithm



Advanced Pruning Techniques: Initial Complete Solution

An initial solution (of good quality) helps with search efficiency



➤ Speed-ups of up to x50


Advanced Pruning Techniques: Forward Wirelength Checking

Before data allocation in tree, look ahead whether new node can become unpromising

Consider new die C

Estimated augmentations
for rotations:

East? ≥ 40
West? ≥ 120
North? ≥ 140
South? ≥ 80



Estimated augmentations for
topologies:

Die C is left of Die A? ≥ 70
Die C is above Die B? ≥ 200
...

- Predict the minimal WL augmentation incurred by new node in any case; ignore unpromising branches

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs


15

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advanced Pruning Techniques: Forward Wirelength Checking


Topological nodes:

- Place two dies optimally "back-to-back" in all possible variations (rotations included)
- Calculate minimal WL of nets between the two dies



Rotational nodes:

- Align die (sitting alone) optimally to the interposer terminals
- Calculate minimal WL towards the terminals



29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs


16

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advanced Pruning Techniques: Remaining Distances

Estimate how dies yet unassigned will impact wirelength

- We use data from previous techniques (Forward Checking)
- Consider minimal WL augmentations across all remaining levels in the search tree



➤ Better estimation of WL lower bound for partial placements

29.01.2018


Optimal Die Placement for Interposer-Based 3D ICs

17

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advanced Pruning Techniques: Dominated Configurations

Discard placements which appear much worse than others at the same level in the search tree



Example: for 2 dies, difference has to be larger than 33% of the currently best total WL


29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

18

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Advanced Pruning Techniques: Key Result



- Speedup and scalability
- Up to 11 dies can be placed optimally with reasonable efforts

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

19

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Part 4

Results

29.01.2018


Optimal Die Placement for Interposer-Based 3D ICs

20

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Results

Layout example for MCNC benchmark apte



29.01.2018


Optimal Die Placement for Interposer-Based 3D ICs

21

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Results

Comparison for runtime with optimal interposer placement [Liu14] on modified ISPD08 benchmarks



29.01.2018


Optimal Die Placement for Interposer-Based 3D ICs

22

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Results

Comparison for wirelength with (sub-)optimal floorplaning [Onodera93, Funke16]



➤ We report the best WL values for MCNC benchmarks

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs


23

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Results

Trends for practical benchmarks with less whitespace

hp benchmark
as an example



➤ Better wirelength and runtime until some point;
then placement becomes very constrained and challenging

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

24

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf

Summary

- Branch-and-bound flow with advanced pruning techniques for optimal die placement on interposer
- We can optimally place up to 11 dies; prior art only 6 dies
- We consider die rotations and optimize dies within whitespace
- Ours is faster than other optimal methods and reports best WL result for classical MCNC benchmarks
- Binary of tool is publicly available, supports parallel execution:
<http://www.ifte.de/english/research/interposer-design>

Thank you!

29.01.2018

Optimal Die Placement for Interposer-Based 3D ICs

25

https://www.ifte.de/mitarbeiter/lienig/ASP_DAC18.pdf