# Embedded Tutorial: Electromigration-Aware Physical Design of Integrated Circuits

Jens Lienig, Göran Jerke Institute of Electromechanical and Electronic Design (IFTE) Dresden University of Technology 01062 Dresden, Germany Email: jens@ieee.org, goeran.jerke@ieee.org

### Abstract

The electromigration effect within current-density-stressed signal and power lines is an ubiquitous and increasingly important reliability and design problem in sub-micron IC designs. It is therefore necessary to consider electromigration-related design parameters as early as possible in the physical design flow. In this tutorial, we first give an introduction into the electromigration problem and its relationship to current density and temperature. Physical design parameters that affect current density are presented next. We then focus on various distinctive methodologies that allow the electromigration problem to be addressed directly during physical design and verification of both analog and digital circuits. We also present and discuss commercial applications of these electromigration-aware methodologies.

## 1. Introduction

The term "electromigration" is applied to mass transport in solid state metals when the metals are stressed at high current densities. This might result in a steady change of conductor dimensions, thereby causing the creation of either voids or the creation of hillocks and whiskers in the affected regions. Both can eventually lead to the failure of the circuit.

The ongoing reduction of circuit feature sizes has aggravated the problem of electromigration in integrated circuits to a level where this problem cannot be ignored any longer. Since manual current-density considerations within complex circuits are extremely time-consuming and error-prone, automatic methodologies for current-dependent routing, verification and post-route layout modifications are urgently needed.

This tutorial addresses electromigration-related problems and solutions as seen from both a designer's as well as a tool developer's point of view. While most solutions presented are for analog and mixed-signal designs, electromigration is also increasing as a factor in sub-micron digital designs.

Firstly, we give an introduction into the physical background of electromigration.

Secondly, we discuss electromigration-related design parameters. We show that current density and temperature are the main parameters circuit designers must consider when addressing the electromigration problem during layout generation. We present solutions to the problem of obtaining realistic current values. We also elaborate on effective calculation methods of wire widths and the number of required vias with respect to current density, temperature, etc.

Thirdly, three distinctive methodologies will be presented that allow an automatic consideration of current densities within the automatic design flow of integrated circuits. Each of these methodologies can either be applied separately or they can be combined within the design flow in order to increase the design efficiency.

# 2. The Electromigration Problem

The physics of electromigration and its effect on interconnect lifetime have been studied extensively over the last decades [2]-[4][25]-[31][36][37]. Despite the fact that the overall understanding of the effect already improved dramatically, many problems are still to be addressed.

The copper or aluminum interconnects of a chip are polycrystalline, i.e., they consists of grains of lattice. While conducting a current through an interconnect, the electrons interact with atoms in the metal lattice, causing them to migrate in the direction of the electron flow [3][29]. This material transport mainly occurs at the metal-dielectric interface (surface diffusion) and at the boundaries between the grains (grain boundary diffusion) [3][4][25][26].

In the direction of the electron flow, copper or aluminum atoms will be deposited over time. This results in the generation of hillocks and the buildup of mechanical stress around the hillock area. While hillocks might cause shorts with neighboring interconnects, the buildup of mechanical stress can lead to cracks in the surrounding insulation layers. Subsequently, material migration towards these cracks can generate so-called whiskers which might also introduce shorts to neighboring wires. In the opposite direction, voids will grow between the metal-dielectric interface and at grain boundaries. Voids reduce the conductivity of the affected interconnect failures. It should be noted that the generation of hillocks and voids represents a self-accelerating effect cycle [3][29].

The growth of voids and hillocks within the metallization often starts at so-called "triple points". A triple point represents the location where grain boundaries belonging to at least three grains meet (Fig. 1). Most triple point configurations are characterized by a divergence in the material flux caused by a difference in the number of inbound and outbound transport paths. In case there are one inbound and two outbound transport paths at the triple point, a void creation will occur, otherwise (two inbound and one outbound paths), a hillock will be formed.



Fig. 1. Diffusion paths at triple points leading to the creation of voids (a) and hillocks (b).

Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05) 1063-9667/05 \$20.00 © 2005 IEEE

An interesting effect occurs with so-called "bamboo wires" where the grain diameter exceeds the wire width. In this case, most grain boundaries are perpendicularly located with regard to the electron flow. Thus, there are almost no grain boundary transport paths available. This leads to an increased resistance against electromigration despite the fact that these wires are very narrow [3].

It is known that pure copper used for Cu-metallization offers a much better resistance against electromigration than aluminum. This is mainly due to its higher electromigration activation energy levels caused by its superior electrical and thermal conductivity as well as its higher melting point [4][26]. Alternatively, the Al-metallization material can be alloyed with small amounts of copper and silicon (AlSiCu) in order to reduce the migration effect by increasing its electromigration activation energy as well [3][25].

Grain boundary diffusion is prevalent for Al-metallization [3] [25] while surface diffusion prevails for Cu-metallization [4][26]-[28]. Grain boundary diffusion leads to the growth of voids and hillocks at the grain boundary. Examples for surface diffusion in copper metallization are line and via depletion observed at the copper-to-trench interface (liner) and at the copper-to-inter-level-diffusion-barrier interface (cap) [4] (Fig. 2).



Fig. 2. Line and via depletion in a copper metallization.

It should be noted that the mechanical stress built up in the hillock area also causes a reversed migration process which can reduce or even compensate the effective material flow towards the anode. I. A. Blech stated in [1] that a conductor line is not susceptible to electromigration if the product of current density *j* within the wire and its length *l* is smaller than a process-technology-dependent threshold value  $(jl)_{Threshold}$ . Exploiting this compensation effect enables the design of so-called "immortal wires" that are not susceptible to the above-mentioned electromigration failure mechanisms [5][28][36].

# 3. Physical Design and Electromigration

#### 3.1. Wire Lifetime and Current Density

All chip interconnects must guarantee a predefined mean time to failure (*MTTF*). Failure due to electromigration for a single wire is usually expressed by the empirical equation of Black ("Black's law") [2]:

$$MTTF = \frac{A}{j^n} \cdot \exp\left(\frac{E_a}{k \cdot T}\right) \tag{1}$$

where A is a cross-section-area-dependent constant, j is the current density,  $E_a$  is the effective activation energy of the electromigration failure process, k is the Boltzmann constant, T is the temperature and n a scaling factor (usually set to n  $\approx$  2.0 according to Black [2] and experiments reviewed in [3]).

As is obvious from Eq. (1), the *MTTF* due to electromigration depends on two factors that can be influenced by the chip designer: current density j and temperature T. Hence, any algorithmic approach for electromigration-aware physical design must ensure that the maximum actual current density j within the interconnects does not exceed a temperature-dependent maximum permitted current-density limit.

#### 3.2. Obtaining Realistic Current Values

There exist three relevant models of current values for electromigration-aware design: (1) root-mean-square currents (RMS), (2) average currents and (3) peak currents.

The **RMS-current**-based model is most exact for current frequencies below 1 Hz. It does not consider the so-called self-healing effect. (Self healing represents the reduction of the overall material migration due to reversed material flows caused by alternating current directions [34].) This model represents a more conservative approach and, hence, it is suitable for all analog DC nets and reliability-critical applications in general.

The **average-current**-based model considers the self healing effect of alternating current directions. It is suitable for analog AC and digital nets with current frequencies greater than 1 Hz [34].

A **peak-current** flow (such as short-time current flows due to an ESD event) has to be considered separately from RMS- or average-current-based model. This is due to different damaging effects within the metallization resulting in different design rules for conductor dimensioning [37].

A problem for any current-driven design methodology is the determination of realistic current values for each net terminal. Extensive studies have been conducted by various authors to address this issue [33]-[35][37]. Most of these presented approaches use a *single* so-called "equivalent current value" (by considering the current waveform, duty cycle and frequency) which is attached to the net terminal. However, single current values are not sufficient in order to calculate currents in various Steiner point connections. For example, the current within a Steiner point connection is underestimated in case of directly connected net terminals with reversed and compensating worst case currents flows.

In this tutorial, we present three current value models that are capable of resolving the above mentioned current value propagation problem by utilizing either a single current value pair or a vector of current value pairs. Within each value pair, the first entry represents the most negative current value, i.e. the lower bound  $i_{min}$  of the current value range. The second entry of a current value pair represents the most positive current value, i.e. the upper bound  $i_{max}$  of the current value range.

In our *first* current value model, all results from one or more simulations are post-processed by calculating a set of **current vectors** satisfying Kirchhoff's current law [11]. They represent a snapshot of the circuits operation at the time of minimum and maximum currents at each terminal. This reduces the simulation results to a vector of "worst case" current value ranges. For a net with *m* terminals, this may lead to up to *m* current value pairs attached to each terminal  $i_{terminal}$ :

$$\begin{split} i_{terminal} &= \begin{bmatrix} [i_i_{min(terminal_1)}, i_{1_max(terminal_1)}], \\ & [i_{i_min(terminal_2)}, i_{i_max(terminal_2)}], \\ & \vdots, \\ & [i_{i_min(terminal_m)}, i_{i_max(terminal_m)}]], \end{split}$$

(e.g.,  $i_{terminal} = [[-2mA, -1mA], [0, +1mA], ..., [-2mA, 0]]).$ 

The *second* approach uses one **time**-*independent* **current value pair** (i.e., a minimum and a maximum current value) per net terminal. This current pair is obtained either by circuit simulation, by manual attachment to the net terminal in the schematic, or derived from a device library. This model offers a very simple, fast and worst case solution to the current value problem but (due to its time independency) "over-designs" wires since it cannot relate worst case currents to their time of appearance.

$$i_{terminal} = [i_{min}, i_{max}], (e.g., i_{terminal} = [-1mA, +3mA]).$$

A *third* approach extends the second model by introducing a time-slot dependency of the current flow. Hence, this model utilizes a vector with one current value pair for each of n time-slots  $S_x$  (x = 1...n) to account for independent current flow events originated by multiple net terminals. The minimum and maximum current values of a current value pair are determined between the start and end time of the particular time-slot:

$$i_{terminal} = [[S_1, i_{min_1}, i_{max_1}], [S_2, i_{min_2}, i_{max_2}], \dots, [S_n, i_{min_n}, i_{max_n}]]$$
  
(e.g.,  $i_{terminal} = [[S_1, -1mA, +3mA], [S_2, +2mA, +3mA], \dots]).$ 

Due to our experience, we recommend that tools within an electromigration-aware design flow are "open" to all three approaches in order to utilize their widely varying characteristics with regard to different applications.

## 3.3. Wire and Via Sizes and Temperature Consideration

Eqs. (2)-(4) have been shown to be most accurate for calculating the **wire width**  $w_{nom}(T_{ref})$  derived from maximum permitted current-density limits  $j_{max,eq}$  and  $j_{max,peak}$  determined for a specific reference temperature  $T_{ref}$ . These equations also include the nominal layer height  $h_{nom}$ , a process-dependent minimal wire width  $w_{min\ process}$ , and the equivalent RMS- or average- and peak-currents  $i_{s,eq}$  and  $i_{s,peak}$ . These currents represent the worst case current values or propagated current value sums from the current vectors  $i_{terminal}$  (Section 3.2.):

$$\left(\begin{array}{c} \frac{i_{s,eq}}{j_{max,eq}(T_{ref}) \cdot h_{nom}},\end{array}\right)$$
(2)

$$w_{nom}(T_{ref}) = \max \left\{ \begin{array}{c} i_{s,peak} \\ \overline{i_{more neck}(T_{ref}) \cdot h_{nem}}, \end{array} \right.$$
(3)

$$W_{min\ process}$$
. (4)

According to Eq. (1), an increase in temperature reduces the maximum permissible current density in order to maintain a specific *MTTF* of the interconnect. Hence, a temperature scaling factor f(T) can be derived from Eq. (1) which takes this current-density reduction into account. Please note that f(T) is only of importance if the actual working temperature T is different to the reference temperature  $T_{ref}$  that has been used to determine the maximum current-density limits in Eqs. (2)-(3):

$$f(T) = \exp\left(-\frac{E_a}{n \cdot k \cdot T_{ref}} \left(1 - \frac{T_{ref}}{T}\right)\right)$$
(5)

where  $E_a$ , *n* and *k* denote parameters already defined in Eq. (1).

In addition to temperature scaling if  $T \neq T_{ref}$ , the determination of the final wire width w(T) must also consider technology characteristics, such as the ratio between nominal and minimum layer height  $(h_{nom}/h_{min})$ , wire width variation  $\Delta w$ , and the etch loss  $w_{etch}$ :

$$w(T) = \left( w_{nom}(T_{ref}) \cdot \frac{h_{nom}}{h_{\min}} + \Delta w \right) \cdot f(T) + w_{etch}$$
(6)

The **adjustment of vias** to current density is usually performed by replacing a single via with a via array and/or adjusting the number of vias in a via array. The temperature-dependent number of single vias  $n_{via}(T)$  required within a via array is determined by Eq. (7):

$$n_{via}(T) = \operatorname{ceil}\left(\frac{i_{s,eq}}{i_{single\_via}(T_{ref})} \cdot f(T) \cdot g(H)\right)$$
(7)

where  $i_{s,eq}$  represents the worst case equivalent current the via array must sustain,  $i_{single\_via}$  characterizes the maximum permissible current value of a single via at reference temperature  $T_{ref}$ , and f(T) is obtained as in Eq. (5). The factor g(H) accounts for the inhomogeneity of the current flow. According to our FEM simulations, it is set to g(H) = 1.0 in case of an homogeneous current flow, otherwise, g(H) is set to g(H) > 1.0 to account for an inhomogeneous current flow.

Jeon et al. [30] and Nguyen et al. [39] studied the so-called reservoir effect. Both conclude that the MTTF with regard to electromigration of a via array depends not only on the current density but also on the available via-metal overlap. A larger metal overlap prolongs the via lifetime due to its larger available "reservoir" of migration-capable material.

# 4. Physical Design Methodologies Addressing Electromigration

#### 4.1. Overview

As any extensive literature survey reveals, there exist various methodologies to address the problem of designing reliable interconnect systems with regard to electromigration.

Firstly, while using standard routing tools, a critical net is assigned to an "assumed save" net class with predefined and fixed routing widths. Despite its widespread application within many design flows, this approach cannot *guarantee* current-density correctness in every case. For example, any inauspicious net topology can lead to current-density-overstressed net segments due to the prior determination of fixed routing widths of these segments. Hence, this approach is not further considered in this paper.

Secondly, the routing is performed with a current-flow-aware and, hence, current-density-driven wire planning and routing tool (e.g., [6][7][11][12]). We elaborate on this approach in Section 4.2.

A third methodology performs a current-density verification of any routing structure and, thus, enables an automatic current-density DRC (e.g., [8][9][21]-[24]). The details of these

Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05) 1063-9667/05 \$20.00 © 2005 IEEE

methodologies are presented in Section 4.3.

A fourth approach, discussed in Section 4.4., performs a post-route cross-section area adjustment of critical interconnect structures [10]. This approach requires a sophisticated current-density-calculation tool in order to utilize layout-based current-density data for correct wire and via array sizing.

### 4.2. Current-Driven Wire Planning and Routing

Most current-driven routing strategies have been applied so far to layout generation of **power and ground nets in digital circuits**. In these cases, the generation of power supply interconnects is usually done prior to signal routing in order to achieve a planar (i.e., single layer) implementation.

The first automatic approaches to power and ground routing were presented in the 1980's [13]-[20] and usually involve three steps: interconnection topology construction, wire width determination, and layout generation. The interconnection topology is determined by using a standard wire width, and then based on that topology, branch currents are calculated. Afterwards, all wires are widened with respect to their current flow. This might result in DRC errors that must be resolved in a separate post-processing step which may require modifications of the cell placement.

A floorplan-based planning methodology for power connections has been presented in [19]. Here, a global power trunk and a block-level local power network are first generated from the floorplan, and then optimized regarding their widths. An alternative approach to optimize power and ground networks is described in [20], where the authors present a fast linear programming method that optimizes the power and ground area subject to current density and IR-drop.

Recently, Magma Inc. introduced Blast Fusion<sup>®</sup> and Blast Noise<sup>®</sup> in order to achieve a current-density-correct routing of **digital signal nets** [38]. The problem of obtaining correct values of net segment currents is circumvented by considering only *one* single current from *one* driving gate output and distributing it to the inputs of multiple receiving gates.

Pulsic Ltd. offers an integrated routing solution Lyric AMS<sup>TM</sup> for **analog and mixed-signal IC designs** with the consideration of pin currents for current-density-correct routing [32]. Detailed information about their approach has not been published yet.

The major challenge facing any current-driven signal routing is the inherent feature that segment currents are only known *after* the entire topology of the net has been laid out. A current-driven signal router must therefore solve the problem of altering current strengths in a prior routed sub-net whenever a new terminal is linked to the net. In other words, the sequence of *all* terminals to be connected must be known in order to allow for a current calculation based on Kirchhoff's current law even when routing only the first segments of a net.

In order to address this issue, the approaches of current-driven signal routing in [6][7][11][12] are focused on generating current-correct Steiner/routing trees *prior* to detailed routing. Of special interest here are the approaches published in [7][11]. Both consist of current characterization, current-driven wire planning and a conventional detailed routing with *variable* wire widths.



Fig. 3. Current-density-driven routing flow.

An overview of a current-density-driven routing flow is given in Fig. 3. The routing stage is divided into three individual steps: (1) wire planning consisting of net topology planning and terminal connection checking, (2) calculation of required wire and via array dimensions and (3) the final routing of the planned point-to-point-connections utilizing a detailed router.

During wire planning, a current-driven net topology is determined by calculating an optimized routing tree. Its major characteristic is *concurrent* wire planning and segment current calculation.

A specific problem arises with the required current-density-correct connection to arbitrarily shaped net terminals, e.g., pins of DMOS transistors (Fig. 4). The layout of these terminals is an integral part of the interconnect system and, hence, the current-strength capabilities of net terminals to be connected have to be verified during wire planning.



Fig. 4. The problem of current-density-correct connections to net terminals. Incorrect connection to an U-shaped terminal T1 (a) and a current-density-correct terminal connection (b).

After the net topology is defined, the obtained net segment currents are used to calculate the correct layout sizes for wires and via arrays utilizing Eqs. (6) and (7).

Since currents have already been taken into account during this planning phase, the detailed routing is then considered to be a point-to-point routing with known wire and via array sizes.

An example of the final routing result obtained with the described methodology is depicted in Fig. 5.



Fig. 5. Excerpt of an analog circuit routed with a current-driven router [7] with adjusted routing widths between layout Steiner points.

#### 4.3. Verification of Current Densities

The task of current-density verification is to validate that the maximum current densities occurring within the metallization will not exceed the maximum permitted current density for the predefined working temperature of the chip.

Several electromigration analysis systems, which are limited to the verification of **digital designs**, have been presented [21]-[24]. Hajj et al. [21] reported a CAD system for electromigration analysis based on current-density investigation for relatively simply shaped layout patterns in CMOS circuits. The approach divides the layout structure into several simple shapes that are combined in an RC network. Each element of the network is then simulated independently. Simplex Solutions [22] introduced "Thunder&Lightning™," a commercial tool set for electromigration analysis of power and ground networks as well as for digital signal nets. OEA International Inc. [23] with "P-Plan™" and Cadence Inc. [24] with "ElectronStorm™" also provide commercial verification systems for electromigration and Joule heating in power and signal nets in digital applications.

The current-density simulator for **analog applications** published in [6] decomposes all wires into rectangles and irregularities. The resistance of the rectangles is calculated and then used to extract a netlist that incorporates references to the corresponding geometrical dimensions. Irregularities with inhomogeneous current distribution, such as wire bends, pins and vias, cannot be validated with this approach.

To the best of our knowledge, only one approach has been published so far that verifies current densities in arbitrarily shaped layout structures as commonly used in analog circuits and analog blocks of mixed-signal designs [8]. This approach includes a quasi-3D model to verify irregularities such as vias and incorporates thermal simulation data to account for the temperature dependency of the electrical field configuration and the electromigration process. It consists of four steps: (1) the static current-density verification of net terminals, (2) the determination and de-selection of non-critical nets, (3) the calculation of current densities within the given metallization layout, and (4) the evaluation of the obtained violations (Fig. 6).

First, a static current-density verification of net terminals is performed to ensure that the metallization of the net terminals sustain the assigned current values.



#### Fig. 6. Current-density verification flow.

Non-critical nets are excluded from further checking. The criticality of a net is determined using the sum of the worst case current values of each terminal. If this sum is smaller than the maximum permitted current on the minimum sized and most electromigration-endangered metallization layer, then this net is excluded.

The current density within the metallization can either be calculated directly (e.g., using the FEM method as in [8]) or it can be derived from a prior determination of net segment currents [6][23][24]. The latter method is very fast but it is only applicable to Manhattan-style layouts (i.e., for digital designs) with a fixed path width since it cannot consider inhomogeneous layout regions.

After determining the violating layout regions, the verification results must be evaluated to separate "dummy errors" (e.g., current-density spots at corner coordinates) from real violations.



Fig. 7. Excerpt of a current-density verification layout with a flagged violation area marked in dark grey [8].

#### 4.4. Current-Driven Decompaction of the Interconnect

In order to avoid a repeated place and route cycle when addressing current-density verification errors, current-driven decompaction has been shown to be an effective point tool. Its major goals are the post-route adjustment of layout segments according to their actual current density and a homogenization of the current flow.

Only one such decompaction approach which is applicable to *arbitrary* tree-based nets has been published so far [10]. It utilizes a current-density verification tool (Section 4.3.) to identify regions with excessive current-density stress. Using these provided cur-

rent-density data, this methodology performs four steps: (1) layout decomposition, (2) wire and via array sizing, (3) addition of support polygons, and (4) layout decompaction (Fig. 8).



Fig. 8. Current-driven layout decompaction flow.

During layout decomposition, all net segments will be retrieved from the given net layout. The end points of each segment (i.e., net terminals or layout Steiner points) then represent either (artificial) current sources or current sinks.

The current within a net segment is retrieved from the location-dependent current-density data obtained from the prior current-density calculation. This current value is then used to calculate the appropriate cross-section areas of critical wires and via arrays according to Eqs. (6) and (7).

The addition of so called "support polygons" to critical layout corners (e.g., wire bends) and around net terminals is required to reduce the local current-density stress if wire widening is not applicable or sufficient.

The final layout decompaction with cross-section area adjustment can be performed with any layout decompaction tool capable of (1) simultaneous compaction and decompaction of layout structures, and (2) preserving the net topology [10].

An example of a current-driven layout decompaction is depicted in Fig. 9.



Fig. 9. Net with current-density violation flags (left) and net and via layout after current-driven layout decompaction (right) [10].

#### References

- [1] I. A. Blech, "Electromigration in thin aluminum films on titanium nitride," in J. [2]
- Appl. Phys., vol. 47, pp. 1203–1208, 1976.
  J. R. Black, "Electromigration failure models in aluminum metallization for semiconductor devices," in *Proc. of the IEEE*, vol. 57(9), pp. 1587–1594, 1969. [3]
- A. Scorzoni, C. Caprile, and F. Fantini, "Electromigration in thin-film inter-connection lines: models, methods and results," in *Material Science Reports*, New York: Elsevier, 1991, vol. 7, pp. 143-219.

- [4] Ch. S. Hau-Riege, "An introduction to Cu electromigration," in *Microel. Reliab.*, vol. 44, pp. 195–205, 2004.
- F. Wei, C. L. Gan, C. V. Thompson et al., "Length effects on the reliability of dual-damascene Cu interconnects," in *Proc. 2<sup>nd</sup> Ann. Material Research Soc. Symp.*, vol. 716, 2002, pp. B13.3.1–B13.3.6. [5]
- T. Adler, H. Brocke, L. Hedrich et al., "A current driven routing and verification methodology for analog applications," in *Proc. Design Automation Conf. (DAC)*, 2000, pp. 385–389. [6]
- (D.R.O., Eods, pp. 505–507.) J. Lienig and G. Jerke, "Current-driven wire planning for electromigration avoidance in analog circuits," in *Proc. Asia and South Pacific Design Automa-tion Conf. (ASP-DAC)*, 2003, pp. 783–788.
  G. Jerke and J. Lienig, "Hierarchical current-density verification in arbitrarily shaped metallization patterns of analog circuits," in *IEEE Trans. on CAD*, vol. 23(1), pp. 2004. [7]
- [8] 23(1), pp. 80-90, Jan. 2004.
- N. Nagaraj, F. Cano, H. Haznedar et al., "A practical approach to static signal [9] electromigration analysis," in *Proc. Design Automation Conf. (DAC)*, 1998, pp. 572–577.
- [10] G. Jerke, J. Lienig, and J. Scheible, "Reliability-driven layout compaction for electromigration failure avoidance in complex mixed-signal IC designs," in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 181–184.
- [11] J. Lienig, G. Jerke, and T. Adler, "Electromigration avoidance in analog circuits: two methodologies for current-driven routing," in *Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC)*, 2002, pp. 372–378.
- T. Adler and E. Barke, "Single step current driven routing of multiterminal signal nets for analog applications," in *Proc. Design, Automation and Test in* [12] Adler and E. Barke, "Single step current driven routing of multiterminal signal nets for analog applications," in *Proc. Design, Automation and Test in Europe (DATE)*, 2000, pp. 446–450.
   Z. A. Syed and A. Gamal, "Single layer routing of power and ground networks in integrated circuits," in *J. Digital Systems*, vol. VI(1), pp. 53–63, 1982.
- [13]
- [14] H.-J. Rothermel and D. A. Mlynski, "Automatic variable-width routing for VLSI," in *IEEE Trans. on CAD*, vol. 2(4), pp. 271–284, Oct. 1983.
- [15] A. S. Moulton, "Laying the power and ground wires on a VLSI chip," in *Proc. Design Automation Conf. (DAC)*, 1983, pp. 754–755.
- [16] S. Haruyama and D. Fussel, "A new area-efficient power routing algorithm for VLSI layout," in *Proc. ICCAD*, 1987, pp. 38–41.
- [17] S. Chowdhury and M. A. Breuer, "Optimum design of IC power/ground nets subject to reliability constraints," in *IEEE Trans. on CAD*, vol. 7(7), pp. 778–796, July 1988.
- [18] T. Mitsuhashi and E. S. Kuh, "Power and ground network topology optimiza-tion," in *Proc. Design Automation Conf. (DAC)*, 1992, pp. 524–529.
- [19] J.-S. Yim, S.-O. Bae, and Ch.-M. Kyung, "A floorplan-based planning methodology for power and clock distribution in ASICs," in Proc. Design Automa-tion Conf. (DAC), 1999, pp. 766-771.
- [20] X.-D. Tan, C.-J. R. Shi, D. Lungenau et al., "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear pro-grammings", in *Proc. Design Automation Conf. (DAC)*, 1999, pp. 78-83.
- [21] I. N. Hajj, V. B. Rao, R. limura et al., "A system for electromigration analysis in VLSI metal patterns," in *Proc. IEEE-Custom Integrated Circuits Conf.*, 1991, pp. 4.4.1–4.4.4.
- [22] G. Steele, D. Overhauser, S. Rochel et al., "Full-chip verification methods for DSM power distribution systems," in *Proc. Design Automation Conf. (DAC)*, 1998, pp. 744–749
- [23] OEA International, Inc. Available: www.oea.com [Online]
- [24] Cadence Design Systems, Inc. Available: www.cadence.com [Online]
- [25] A.G. Sabnis, "VLSI Reliability," VLSI Electronics-Microstructure Science, London: Academic Press Ltd., vol. 22, 1990.
- [26] B. Li, T. D. Sullivan, T. C. Lee et al., "Reliability challenges for copper inter-connects," in *Microel. Reliab.*, vol. 44, pp. 365–380, 2004.
  [27] M. Hayashi, N. Nakano, and T. Wada, "Dependence of copper interconnect
- electromigration phenomenon on barrier metal materials," in *Microel. Reliab.*, vol. 43, pp. 1545–1550, 2003.
- A. V. Vaigar, S. G. Mhaisalkar, and A. Krishnamoorthy, "Electromigration behavior of dual-damascene Cu interconnects Structure, width, and length dependences," in *Microel. Reliab.*, vol. 44, pp. 747–754, 2004. [28]
- [29] D. Young and A. Christou, "Failure mechanism models for electromigration," in *IEEE Trans. on Reliability*, vol. 43(2), pp. 186–192, June 1994.
- [30] I. Jeon and Y.-B. Park, "Analysis of the reservoir effect on electromigration reliability," in *Microel. Reliab.*, vol. 44, pp. 917–928, 2004.
  [31] Z. Lu, W. Huang, J. Lach et al., "Interconnect lifetime prediction under dynamic stress for reliability-aware design," in *Proc. ICCAD*, 2004.
- [32] Pulsic Ltd., Available: http://www.pulsic.com [Online]
- [33] B. K. Liew, N. W. Cheung, and C. Hu, "Electromigration interconnect lifetime under AC and pulse DC stress," in *Proc. Int. Reliab. Phys. Conf. (IRPS)*, 1989, pp. 215-219.
- [34] J. A. Maiz, "Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents," in *Proc. Int. Reliab. Phys. Conf. (IRPS)*, 1989, pp. 220–228.
   [35] W. D. W. D. W. M. M. M. W. M.
- W. R. Hunter, "Self-consistent solutions for allowed interconnect current density—part II: application to design guidelines," in *IEEE Trans. on Electron Dev.*, vol. 44(2), pp. 310–316, Feb. 1997.
- [36] Z. Suo, "Stable state of interconnect under temperature change and electric current," in *Acta mater.*, vol. 46(11), pp. 3725–3732, 1998.
  [37] K. Banerjee, A. Amerasekera, N. Cheung et al., "High-current failure model for VLSI interconnects under short-pulse stress conditions," in *IEEE Electron Device Lett.*, vol. 18(9), pp. 405–407, Sept. 1997.
- [38] Magma Design Automation, Inc., Available: www.magma-da.com [Online]
- [39] H. V. Nguyen, C. Salm, T. J. Mouthaan et al., "Modeling the reservoir effect on electromigration lifetime," in *Proc. 8<sup>th</sup> IPFA*, Singapore, 2001, pp. 169–173.

Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05) 1063-9667/05 \$20.00 © 2005 IEEE